A simple concept for automatic adjustment of important VLSI{circuit properties was proposed in 1]. As an application, a self adjusting mono op is reviewed, and detailed measurements are discussed regarding a possible implementation in the LHC 1 readout chip for the ATLAS{experiment 2].
Introduction
Semiconductor pixel detectors gain importance not only in particle physics but also in medical and biological applications. Due to the system requirements and modern submicron technologies the readout chips are getting more complex. Besides the preampli er and comparator additional digital and analog components are implemented for example for trigger generation or data sparsi cation. Pixel detectors for the ATLAS{detector at the LHC collider at CERN contain more than 10 8 channels. In order to obtain an optimal performance the whole system has to be very uniform, e.g. all channels should behave exactly alike. In these complex cells however good matching is very di cult to achieve due to many design constraints, for example a limitation in power consumption and space.
In 1] a method to overcome these matching problems is presented. The important circuit properties are set by control values in each pixel cell individually. This control value is adjusted automatically by applying an external calibration pulse, so that a complete independence from component mismatch is achieved. In this paper we shortly review the general concept and discuss as an example a self adjusting mono op. Emphasis is put on the detailed measurements and the possible implementation in the LHC 1 3] chip for the ATLAS{experiment. The possibilty to use self adjusting circuits without introducing additional deadtime is investigated.
General Concept
The concept of the self adjustment circuit is shown in gure 1. The circuit block which performs the desired feature (for example a mono op or a comparator) has a control input. The control value is stored here on a capacitor and is automatically adjusted in order to obtain system uniformity. A simple logic unit analyses the output signal and compares this signal with an external reference signal if necessary. If the output signal di ers from the intended value the control value is decreased or increased respectively until the output signal matches. The adjustment procedure in a complex chip is very simple. One pixel cell is chosen, the adjust circuit is enabled, and a calibration signal is applied. The control value is thus regulated automatically. After a few cycles the circuit property is adjusted and the next cell is chosen until the whole system is tuned. Due to the analog storage of the control value, leakage currents cause a slow drift. This limits the storage time before new adjustment cycles have to be executed. The rate of these 'refresh cycles' has to be reasonably low. In order to avoid this drift, analog EEPROMs or a digital storage could be used but with an increase of circuit area and complexity.
A self adjusting delay
The idea of automatic adjustement was implemented in a monostable circuit which produces a delay of a prede ned time. This circuit can be used for example in the LHC 1 chip which was developed by the RD 19 3] group at CERN for the ATLAS{experiment. Due to the bunch structure of the LHC p-p{collider collisions occur every 25 ns. Interesting events are selected by a Level{1 trigger signal which is availabe exactly (2 s) after the interaction. The pixel data has to be stored in each pixel cell until this trigger signal occurs. The LHC 1 chip uses mono op with 2 s pulse width to perform this function.
The comparator starts a delay chain with an overall delay (preampli er, comparator and delay chain) of 2 s. If the trailing edge of the signal after the delay chain coincides with the level 1 trigger, the pixel cell will be read out. In order to get a correct association between the event and the trigger signal, the delay has to be precise to 25 ns. Three trimming bits are used to adjust the delay in the current design. Recent measurements show 4] channel to channel mismatch due to large process parameter variations. Two aproaches are proposed to overcome this problem. Detailed process characterizations and simulations are performed by 5] to optimize the delay chain. Another possiblity is the principle of the self adjustment.
3.1 The self adjusting delay circuit Figure 2 shows the self adjusting mono op circuit 1]. The output signal of the comparator opens switch T1 so that the input node of the comparator is discharged with the currents I coarse and I ne . The voltage V ramp reaches the threshold of the comparator after approximately 2 s, and an output signal is produced. The delay time is determined by the value of C ramp , the threshold of the comparator V thr , and the currents I coarse , and I ne . I coarse provides approximately 80% of the current, the rest is provided by I ne , which is used as an adjustable current source. The current, which can be sunk by this source, is set by the control value V ne stored on C ne . The regulation cycle is very simple. An input signal is applied and the monoop starts. For adjustment the trailing edge of the output signal is compared with the trailing edge of the external reference signal. If the delay is too long the transistors T2 and T3 of the charge redistribution circuit conduct, and C correction is charged to V high . Then the enable signal opens the pass{transistor (T5) and the charges of C ne and C correction redistribute. If V correction is higher than V ne , V ne and also the current I ne are increased. The delay time is decreased. The size of these regulation steps is basically determined by the ratio of Q correction Q ne and the transconductance of the transistor T ne .
Circuit Performance
The performance of this circuit is characterized by the following measurements which were obtained with a prototype of the self adjusting delay in the 2:4 m technology from MIETEC.
{ Jitter
The delay time of one single channel shows variations if measured several times. This jitter is caused by the noise on the falling edge of the mono-op and by the size of the regulation steps. For a large di erence between the output signal and the reference signal the regulation steps are approximately 10 ns, but they are decreasing if the di erence is getting smaller. For a delay time of 2 s the jitter of the system after the regulation is dominated by the noise. The jitter at room temperature is = 1:0ns. { Drift
As mentioned earlier, the time stability of the analog storage is limited by leakage currents which change V ne . The drift without regulation is shown in gure 3. For room temperature a value of approximately 10ns drift for a duration of 100s without regulation is achieved. The value of the leakage current depends on the temperature, on the radiation damage and on the technology size. For lower temperatures and smaller technology sizes as planned in the ATLAS{experiment the drift is reduced. In order to minimize the leakage current the well of the pass-transistor T6 has a seperate bias connection.
{ Spread
The self adjusting systems do not su er from parameter variations. The e ects which can cause some channel to channel or chip to chip variations are di erent noise or leakage current values. Therefore the jitter and the drift show variations. Five chips were tested, the jitter was in the range of 0:8 ns 1:6 ns and a drift 5 ns t drift 20 ns in 100 s without regulation was observed.
{ Refresh{rate
Refresh cycles are required to avoid drift of the control value. The refresh rate is determined by the leakage currents and the size of the regulation steps. For the worst drift in the given setup a refresh frequency of 5 Hz is necessary to obtain a constant delay time. These refresh cycles introduce Possible problems of this circuit are based on the analog storage of the control value. Due to radiation damage the leakage currents and the drift get worse, the refresh rate could be to high in this case. Another problem is the single event upset in the pass transistor. If a particle crosses the p-n{diode of the pass transistor, an additional charge is deposited on the storage capacitor. 4 The ATLAS bunch structure
The LHC bunch structure is shown in gure 4. It can be seen that there is a gap of 3:17 s every 89 s. This gap could be used to inject the calibration pulses used for the self adjustment of the delay. According to the drift measurements only 1 pixel per chip 1 has to be refreshed per gap. It is possible to refresh several pixel per column simultaneously. In addition to this the 11 gaps of 950ns could be used for example for threshold tuning.
5 Possible improvements { Instead of the analog storage a digital storage could be implemented. The drift would be avoided and refresh cycles with a very low rate to update the digital value would be su cient. The digital value has to be adjusted from time to time to scope with ageing or temperature e ects. { The size of the circuit is dominated by the transistor T fine . This transistor has to be very long to minimize the g m , and to obtain therefore small regulation steps. Another possibilty is to use a short transistor as current source and use the Early{e ect to adjust its current. The drain voltage of this transistor is set by a cascode transistor. Besides the size reduction, the voltage range of the control value is increased. A prototype based on this principle has recently been submitted.
Summary
A self adjusting technique for VLSI readout chips was reviewed and a delay circuit was described in detail. This concept is completely independent from component mismatch caused by process parameter variations, temperature effects or ageing. The measured performance of the delay was presented and it was shown, that this circuit full lls the requirements for the ATLAS{experiment. The needed refresh pulses can be adapted to the LHC bunch structure without introducing any additional deadtime.
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